查询词典 adder

The program is to achieve the n-bit full adder, first using the door with non-realization of a family - and finally realize the full n-bit adder.

该程序实现的是n位全加器，首先用与非门实现一位全家器，最后实现n位的全加器。

Adder, subtractor, and multiplicer, which are included full adder, are the most common operation units in ALU.

加法、减法以及乘法等等皆是常用的运算，这些算术逻辑运算单元皆包含全加器的功能在其架构中。

Experiment include the operation of a half adder, full adder, plus / subtraction device, and the use of logic diagram VHDl descripti...

实验课的作业，包括半加器、全加器、加/减法器，使用逻辑图和VHDl描述，包括分析和报告。

As an example, in the design of a 4-bit ripple carry adder, the second and fourth full adders do not use output inverters for carry generation. one inverter delay is eliminated for every two full adders in the adder chain, and four transistors are reduced. Similarly, in complex designs like the multiplier, the output inverters for generating sum and carry can be used in alternative stages, thereby improving speed and reducing area.

例如，在4位行波进位加法器中，第2级和第4级的加法器不需要用输出反向器进行进位产生，因此，加法器链上的反向器延迟每两级全加器抵消一次，因此可以减少4个晶体管，类似的，在乘法器这样的复杂设计中，用于产生"和"以及"进位"的输出反向器可以用于其它方面，因此可以改善电路的速度和减小面积。

The modification was nearly negligible in which the full adder cells are substituted by cells termed modified full adder and such design has not any additional critical paths inside the adders.

该设计改动微乎其微，通过将原有加法单元替换为一种改进的加法单元，对加法器原有关键通路无任何额外的时延影响。

Experiments on multiplier tree and adder tree expressions exhibit running time reduction of 83% to 99%, and 40% to 80% respectively.4. Arithmetic unit check with half adder graph technique: Binary Moment Diagram technique has been used in multiplier equivalence checking.

比如针对加法和乘法连续运算的表达式，算法从实现电路中提取变量顺序和结合顺序并加以利用，实验表明，在验证乘法连续运算的表达式时减少了83%～99%的时间，加法连续运算表达式的验证时间也可减少40%～89%。4。

The algorithm combines the recognition technique of different coding methods in multiplier, the extraction technique of half adder graph in addition circuit, and the recognition technique of half adder tree structure of partial product addition circuit. With the extracted information, the register transfer level synthesis engine can generate a gate netlist that is logically correct and structurally similar to the implementation.

该算法结合了乘法器的编码方式识别技术、加法电路的半加树提取技术和部分积加法电路的架构识别技术来提取乘法电路的实现结构，以此生成与实现电路结构相似且逻辑正确的网表。

This dissertation is based on the prefix algorithm of traditional binary system, combines the basic principle of modulo adder, design and realized one kind of new modulo adder.

本文基于传统二进制中的前缀算法，结合模加法器的基本原理，设计并实现了一种新的模加法器。

For the partial products generation, the novel method of Booth encoding combined with partial products generating is put up, which can directly map the multiplicand and multiplicator to partition products without generating the BOOTH encoding results. For the optimization of Wallace tree adding, the series formulas of full-adder and 4-2 Compressor realization are introduced to guidance the selection. For the non-bias round, forwarding round disposal in Wallace tree method is brought forward to avoid the final multi-bit adder. Also, the idea of delay-oriented partition of the MAC frame is put up to achieve the perfect match with multi-pipeline DSP architecture.

提出了一种构建多模式算法最小并集的MAC通用结构思想与一种划分MAC通用结构以适应多流水级DSP处理器设计的通用MAC设计方法；对于BOOTH编码和部分积产生，提出了直接建立被乘数与部分积的多路选择映射关系的BOOTH编码和部分积联合产生方法；对于最优Wallace树型加法实现，提出了全加器和4-2 compressor电路实现Wallace树加法所需的关键加法路径级数公式以指导实现选择；对于无偏舍入处理，提出了在Wallace树处理舍入问题的舍入运算前置方法；提出了以时延为导向的MAC各部分单元组合与流水线匹配具体方法。

Sometimes, I also counted as the adder multiplication, the multiplication operator adder into it!

有时候，我还会把加法算成乘法，把乘法算成加法呢！

The company mainly produces all kinds of industry screening machines, food packaging machine (solid, liquid, granular, powder), and bottled beer packaging machine assembly line, as well as large-scale wind transport, dedusting equipment design and installation.

公司主要生产各种行业用筛选机、食品包装机（固体、液体、粒状、粉状）、啤酒包装机和罐装流水线以及大型风力输送、除尘设备的设计与安装。

They began to embroider little squares of cloth.

陪同他的是学校的校长，西科尔斯卡小姐。