查询词典 death adder

Optical logic gates and full adder are essential elements performing logic and arithmetic operations in optical digital computing systems.

光学逻辑门与全加器是数字光计算系统进行逻辑操作及算术运算的基本元件。

We also design a new XOR-XNOR, used in our full adder, which can generate full swing signal at the same time.

此设计是由一种新的XOR-XNOR电路所组成，其能够同时产生XOR以及XNOR的full-swing输出。

Based on the I-V characteristics of single-electron transistor and the concepts of CMOS digital integrated circuit design, a full adder which consists of 28 complementary SETs is proposed.

基于单电子晶体管的IV特性和CMOS数字电路的设计思想，提出了一种由28个互补型SET构成的全加器电路结构。

Modelsim的同行-Modelsim the procedures for the development of a platform for the development of VHDL language, achieving a simple full adder...

本程序以Modelsim为开发平台，采用VHDL为开发语言，实现了简单的全加器。

It is based on an one column full adder in function; there introduces the special carry chain in the parallel and the vertical directions in order to accord the flexible carry needed by the data channel, it can be confected into different working mode, and realizes the compound logic and the sequence logic.

它在功能上基于一位全加器；在水平和垂直方向中都加入了专用进位链以满足数据通路所需的灵活进位，可配制为不同的工作模式，分别实现组合逻辑和时序逻辑。

This is my ISP programming in an independent experiment using a structured, prepared as described in a seven-member voting machine, through a unique 3 times a full adder mapping method in order to achieve a vote of seven functions, with the network on any other A seven-member voting machine source code must not identical.

详细说明：这是我在ISP编程实验中独立编写的采用结构化描述的一个七人表决器，通过独特的3次映射一位全加器的方法从而实现七人表决器的功能，与网络上任何其他的七人表决器源码决无雷同。

Using the proposed method, some neuron MOS circuits realizing two-variable common functions and a full adder are designed, and the ratio of the coupling capacitance in each circuit can be calculated conveniently.

在此基础上设计了实现常用二变量逻辑函数的神经元MOS电路和全加器等电路。

Based on the transition propagation analysis of the basic unit of full adder, a kind of single input change BIST sequences is generated which has been designated to be more effective than multiple input change sequences when highly robust delay fault coverage is targeted in a series of previous theoretical and experimental results.

已有的理论和实践表明采用单跳变测试序列比多跳变序列具有更高的测试鲁棒性。

Programmable logic gate, I-bit nanopipeline full adder and 4×4 nanopipeline array multiplier based on RTD-CMOS circuits are presented in this paper.

文中对数字电路中比较典型的可编程逻辑门、全加器电路进行了设计与模拟，并在此基础上对4×4阵列纳米流水线乘法器进行了结构设计。

When the cell is configured for XOR XNOR MUX scheme,it can achieve the functions such as one bit full adder and base multiplier cell and so on for datapath application.

该单元采用功能增强的MUX结构，在配置为异或同或多路选择器结构时，只用一个单元的开销就可实现一位全加器、基本乘法单元等适于数据通路应用的功能。

Continuously improve the production mechanism, to provide customers with better quality products and services.

不断的完善生产机制，给客户提供更优质的产品及服务。

B:Yes, he was the very prize-winner in the court tennis ten years ago?

是的，他是十年前的世界网球冠军。