定时器

基本解释 (translations)

timers  ·  keyer

与定时器相关的网络例句 [注：此内容来源于网络，仅供参考]

By studying the internal structure and working principle of 555 timer, this paper introduces three typical circuits----Schmitt trigger, Bistable multivibrator and Astable multivibrator----which are composed by 555 timer. Furthermore, it explores the various applications of 555 timer in circuit designing through the expansion of the circuits and eventually same experience and methods offers in circuit designing by using 555 timer.

本文通过研究555定时器的内部结构和工作原理，介绍了其组成的施密特触发器，单稳态触发器和多谐振荡器等三个典型电路，并通过这些电路的扩展，探讨了555定时器在电路设计中的各种应用，由此得出用555定时器设计电路的经验和方法。

TL084MJ Pinout: 3.3V Operation with 5V Tolerant Buffers ACPI 1.1, PC99/PC2001 Compliant LPC Interface with Clock Run Support Serial IRQ Interface Compatible with Serialized IRQ Support for PCI Systems 15 Direct IRQs Four 8-Bit DMA Channels ACPI SCI Interface nSMI Shadowed write only registers Internal 64K Flash ROM Programmed From Direct Parallel Interface, 8051, or LPC Host 2k-Byte Lockable Boot Block Can be Programmed Without 8051 Intervention Three Power Planes Low Standby Current in Sleep Mode Intelligent Auto Power Management for Super I/O ACPI Embedded Controller Interface Configuration Register Set Compatible with ISA Plug-and-Play Standard (Version 1.0a) High-Performance Embedded 8051 Keyboard and System Controller Provides System Power Management System Watch Dog Timer 8042 Style Host Interface Supports Interrupt and Polling Access 256 Bytes Data RAM On-Chip Memory-Mapped Control Registers Access to RTC and CMOS Registers Up to 16x8 Keyboard Scan Matrix Two 16 Bit Timer/Counters Integrated Full-Duplex Serial Port Interface Eleven 8051 Interrupt Sources Thirty-Two 8-Bit, Host/8051 Mailbox Registers Thirty-six Maskable Hardware Wake-Up Events Fast GATEA20

TL084MJ引脚说明： 3.3V工作电压为5V容错缓冲器的ACPI 1.1，PC99/PC2001符合LPC接口与时钟运行支持-兼容串行接口与串行的IRQ IRQ的支持PCI系统- 15直接的IRQ - 4个8位DMA通道- ACPI的SCI接口- nSMI -阴影只写寄存器内部的64K的Flash ROM -直接从程序并行接口，8051，还是LPC主机-的2K字节可锁定引导块-可在不干预程序8051三力飞机-低待机电流在休眠模式-智能型自动电源管理的超级I / O的ACPI嵌入式控制器接口配置寄存器设置兼容的ISA拆开的播放标准（版本1.0a）高性能嵌入式8051键盘和系统控制器-提供系统电源管理-系统监视狗定时器- 8042型主机接口-支持中断和轮询访问- 256字节数据RAM -片上存储器映射控制寄存器-获取实时时钟和CMOS寄存器-最多16x8矩阵键盘扫描- 2个16位定时器/计数器-综合全双工串行接口- 11个中断源8051 - 32个8位，Host/8051邮箱寄存器- 36个可屏蔽硬件唤醒事件-快速GATEA20

For example,speaking 555 timer flakes and intergrated operate amplifier CA3140 to control,it is a normal thing that the timer is coming out,But today this timer adopt 555 timer oscillatory circuit as at time base signal pulse input,choise magnificated intergrated flake CA3140 to manger ,make the timing of 555 steady state time lagmay be increase one hundred multiple.

由于集成块集成度高，功能强，功耗低，速度快，价格便宜，实用灵活，开发周期短等优点，从上个世纪开始，随着各种各样的集成芯片的问世，比如说555定时器芯片和CA3140集成运算放大器芯片，定时器的形成已经是很普通的事情，但今天这个定时器采用555定时器振荡电路作为时基信号脉冲输入，选择可放大的集成运算放大器3140控制器，使555的稳态延时范围可以增加100倍。

Multifunction Timer timer and time Safety Net, is also integrated task management, task switching, process manager and so on.

多功能定时器定时器和时间的安全网，也是综合性的任务管理，任务切换，进程管理器等。

The APIC's timer counter is 32 bits long, while the PIT's timer counter is 16 bits long; therefore, the local timer can be programmed to issue interrupts at very low frequencies (the counter stores the number of ticks that must elapse before the interrupt is issued).

APIC的定时器计数器是32位，而PIC的定时器计数器是16位；因此，可以对本地定时器编程来产生很低频率的中断计数器存放中断发生前必须经过的节拍数

Four 8-bit I/O Ports C Three 16-bit Timer/Counters C 256 Bytes Scratch Pad RAM C 8 Interrupt Sources with 4 Priority Levels C Dual Data Pointer Variable Length MOVX for Slow RAM/Peripherals High-speed Architecture C 10 to 40 MHz in Standard Mode 16K/32K Bytes On-Chip ROM Program T80C51RD2 ROMless Versions On-Chip 1024 bytes Expanded RAM C Software Selectable Size (0, 256, 512, 768, 1024 bytes) C 256 Bytes Selected at Reset for AT87C51RB2/RC2 Compatibility Keyboard Interrupt Interface on Port P1 8-bit Clock Prescaler 64K Program and Data Memory Spaces Improved X2 Mode with Independant Selection for CPU and Each Peripheral Programmable Counter Array 5 Channels with: C High-speed Output C Compare/Capture C Pulse Width Modulator C Watchdog Timer Capabilities Asynchronous Port Reset Full Duplex Enhanced UART Dedicated Baud Rate Generator for UART Low EMI Hardware Watchdog Timer (One-time Enabled with Reset-out) Power Control Modes C Idle Mode C Power-down Mode C Power-off Flag Power Supply: 2.7V to 5.5V or 2.7V to 3.6V Temperature Ranges: Commercial (0 to +70C) and Industrial (-40C to +85C) Packages: PDIL40, PLCC44, VQFP44

四8位I / O端口C款三16位定时器/计数器 256字节RAM的便笺簿 8中断源4优先级和C双数据指针MOVX在缓变长内存/外设高速架构为C 10至40 MHz的标准模式16K/32K字节的片上ROM程序T80C51RD2无ROM版本片1024字节扩展RAMC软件可选尺寸（0，256， 512，768，1024字节）C选取在重置为AT87C51RB2/RC2兼容键盘中断接口与独立的选择港口小一8位时钟分频器64K的程序和数据存储器空间的改进X2模式的CPU和256字节每个外设可编程计数器5通道的阵列：C型高速输出C比较/脉宽调制器捕获看门狗定时器复位功能异步端口全双工增强型UART的波特率发生器的UART低EMI硬件看门狗定时器电源控制模式空闲模式C掉电模式C断电旗电源：2.7V至5.5V或2.7V至3.6V温度范围：商业（0到+70 C）和工业（- 40C至+85℃）封装：PDIL40，PLCC44，VQFP44

MAX1999EEI Pinout: 8- to 32-bit and 16- to 32-bit word packing options Programmable wait state options: 2 to 31 CCLK Digital audio interface includes six serial ports, two pre- cision clock generators, an input data port, three programmable timers and a signal routing unit Serial ports provide: Six dual data line serial ports that operate at up to 50 Mbits/s for a 200 MHz core on each data line each has a clock, frame sync, and two data lines that can be configured as either a receiver or transmitter pair Left-justified sample pair and I2S support, programmable direction for up to 24 simultaneous receive or transmit channels using two I2S compatible stereo devices per serial port TDM support for telecommunications interfaces including 128 TDM channel support for telephony interfaces such as H.100/H.110 Up to 12 TDM stream support, each with 128 channels per frame Companding selection on a per channel basis in TDM mode Input data port provides an additional input path to the DSP core configurable as either eight channels of I2S or serial data or as seven channels plus a single 20-bit wide syn- chronous parallel data acquisition port Supports receive audio channel data in I2S, left-justified sample pair, or right-justified mode Signal routing unit provides configurable and flexible connections between all DAI components, six serial ports, an input data port, two precision clock generators, three timers, 10 interrupts, six flag inputs, six flag outputs, and 20 SRU I/O pins Serial peripheral interface Master or slave serial boot through SPI Full-duplex operation Master-slave mode multimaster support Open drain outputs Programmable baud rates, clock polarities, and phases 3 Muxed Flag/IRQ lines 1 Muxed Flag/Timer expired line ROM based security features: JTAG access to memory permitted with a 64-bit key Protected memory regions that can be assigned to limit access under program control to sensitive code PLL has a wide variety of software and hardware multi- plier/divider ratios JTAG background telemetry for enhanced emulation features IEEE 1149.1 JTAG standard test access port and on-chip emulation Dual voltage: 3.3 V I/O, 1.2 V core Available in 136-ball BGA and 144-lead LQFP packages Lead free packages are also available

MAX1999EEI引脚说明： 8 - 32位和16 - 32位字包装选择可编程等待状态的选择：2至31个CCLK数字音频接口包括6个串行端口，两个前643时钟发生器，输入数据端口， 3可编程定时器和一个信号路由单元串行端口提供：六双串口数据线，在高达50 Mbps的操作/为200兆赫的每个数据行每个人都有一个时钟，帧同步的核心秒，和两个数据可以作为任何一个接收器或发射器对左对齐和I2S配对样本的支持下，最多可同时接收或传送24个频道，每使用两个系列的I2S兼容立体声设备配置可编程方向线；港口的TDM通信接口，包括支持128个电话接口的TDM的渠道，如H.100/H.110支持多达12个的TDM流的支持下，每帧128个频道每个压缩扩展每通道的基础上选择在TDM模式输入数据端口提供了一个额外的输入路径的DSP核心配置为I2S或串行数据或7加一个20位宽的SYN -异步的并行数据采集接口通道或8通道；支持接收通道I2S音频数据，左对齐样本对，或右对齐模式信号路由单元组件之间提供所有戴配置和灵活的连接，6个串行端口，一个输入数据端口，两个精密时钟发生器，3个定时器，10个中断，六旗投入，产出6个旗，20曼谷南南区域股的I / O管脚串行外设接口的硕士或奴隶通过SPI串行启动全双工运作主从模式多主机支持开漏输出可编程波特率，时钟极性和第三期合并调制旗/ IRQ线路1合并调制旗/定时器过期线光盘的防伪特征：JTAG的访问与64位受保护的关键允许内存内存可分配给程序访问控制的限制下对敏感地区有一个代码锁相环/遥测分比率为背景的JTAG仿真功能增强的IEEE 1149.1 JTAG标准测试访问端口的软件和硬件多钳各种各样和片上仿真双电压：3.3六/输出，可在1.2 V核心136球BGA封装和144引脚LQFP封装无铅封装，也可

TDA4864 Pinout: 8- to 32-bit and 16- to 32-bit word packing options Programmable wait state options: 2 to 31 CCLK Digital audio interface includes six serial ports, two pre- cision clock generators, an input data port, three programmable timers and a signal routing unit Serial ports provide: Six dual data line serial ports that operate at up to 50 Mbits/s for a 200 MHz core on each data line each has a clock, frame sync, and two data lines that can be configured as either a receiver or transmitter pair Left-justified sample pair and I2S support, programmable direction for up to 24 simultaneous receive or transmit channels using two I2S compatible stereo devices per serial port TDM support for telecommunications interfaces including 128 TDM channel support for telephony interfaces such as H.100/H.110 Up to 12 TDM stream support, each with 128 channels per frame Companding selection on a per channel basis in TDM mode Input data port provides an additional input path to the DSP core configurable as either eight channels of I2S or serial data or as seven channels plus a single 20-bit wide syn- chronous parallel data acquisition port Supports receive audio channel data in I2S, left-justified sample pair, or right-justified mode Signal routing unit provides configurable and flexible connections between all DAI components, six serial ports, an input data port, two precision clock generators, three timers, 10 interrupts, six flag inputs, six flag outputs, and 20 SRU I/O pins Serial peripheral interface Master or slave serial boot through SPI Full-duplex operation Master-slave mode multimaster support Open drain outputs Programmable baud rates, clock polarities, and phases 3 Muxed Flag/IRQ lines 1 Muxed Flag/Timer expired line ROM based security features: JTAG access to memory permitted with a 64-bit key Protected memory regions that can be assigned to limit access under program control to sensitive code PLL has a wide variety of software and hardware multi- plier/divider ratios JTAG background telemetry for enhanced emulation features IEEE 1149.1 JTAG standard test access port and on-chip emulation Dual voltage: 3.3 V I/O, 1.2 V core Available in 136-ball BGA and 144-lead LQFP packages Lead free packages are also available

TDA4864引脚说明： 8 - 32位和16 - 32位字包装选择可编程等待状态的选择：2至31个CCLK数字音频接口包括6个串行端口，两个前643时钟发生器，输入数据端口， 3可编程定时器和一个信号路由单元串行端口提供：六双串口数据线，在高达50 Mbps的操作/为200兆赫的每个数据行每个人都有一个时钟，帧同步的核心秒，和两个数据可以作为任何一个接收器或发射器对左对齐和I2S样本对支持，最多可同时接收或传送24个频道，每使用两个系列的I2S兼容立体声设备配置可编程方向线；港口的TDM通信接口，包括支持128个电话接口的TDM的渠道，如H.100/H.110支持多达12个的TDM流的支持下，每帧128个频道每个压缩扩展每通道的基础上选择在TDM模式输入数据端口提供了一个额外的输入路径的DSP核心配置为I2S或串行数据或7加一个20位宽的SYN -异步的并行数据采集接口通道或8通道；支持接收通道I2S音频数据，左对齐样本对，或右对齐模式信号路由单元组件之间提供所有戴配置和灵活的连接，6个串行端口，一个输入数据端口，两个精密时钟发生器，3个定时器，10个中断，六旗投入，产出6个旗，20曼谷南南区域股的I / O管脚串行外设接口的硕士或奴隶通过SPI串行启动全双工运作主从模式多主机支持开漏输出可编程波特率，时钟极性和第三期合并调制旗/ IRQ线路1合并调制旗/定时器过期线光盘的防伪特征：JTAG的访问与64位受保护的关键允许内存内存可分配给程序访问控制的限制下对敏感地区有一个代码锁相环/分比率背景遥测的JTAG仿真功能增强的IEEE 1149.1 JTAG标准测试访问端口软件和硬件多钳各种各样和片上仿真双电压：3.3六/输出，可在1.2 V核心136球BGA封装和144引脚LQFP封装无铅封装，也可

Specialized introduction: This specialized raise has the electronic technology and the information system elementary knowledge, can be engaged in each kind of electronic installation and the information system research, the design, the manufacture, the application and the development higher project technology talented person Main curriculum: The signal and the system, the digital signal processing, the correspondence principle, the microcomputer principle and the connection technology, the monolithic integrated circuit principle and the application technology, the DSP technology and the application, the EDA technology, the construction of data, embedded Linux using the programming, the feeling measure technical, the electric circuit theory series curriculum, the computer technology series curriculum and so on individual hobby * software and hardware research and development computer correspondence literature ping pong photography The experience and the personal experience * 2006.6.29-7.8 compile the staff management system management system using the C language, its basic service activity includes: The staff information warehousing, the revision, the inquiry, the insertion, deletes the staff information and so on * 2006.7.10-7.20 monolithic integrated circuit curriculum design period completes the stopwatch the design, namely the initialization timer is 99:99, 0 starts using the monolithic integrated circuit timer fixed time, fixed time arrives when 0s to transmit the signal to cause the buzzer bell, and may realize suspends, the continuation and the replacement function * 2007.7.2- 7.8 practises in Luoyang Big dragon Peony Communication facility Limited company, does has liquid crystal display monitor telephone one, simultaneously visited has served under somebody's banner the correspondence company, and studied has simulated the telephone the design electric circuit, had understood its basic principle * 2007.7.4- 7.18 completed the DSP curriculum in the school to design, realizes the FIR numeral filter, namely transmitted 25 from DSPThe height level, after advocates AC01 D/A to transform the simulation square-wave, then passes to again from AC01 carries on A/D to transform, produces the data signal, after the DSP numeral filter, finally produces the sine wave * 2008.8.1-8.15 to practise in the Zhejiang Jiang hua abundant power tool limited company, studies the computer software and hardware maintenance.

专业介绍：本专业培养具备电子技术和信息系统的基础知识，能从事各类电子设备和信息系统的研究、设计、制造、应用和开发的高等工程技术人才主要课程：信号与系统、数字信号处理、通信原理、微机原理与接口技术、单片机原理与应用技术、DSP技术及应用、EDA技术、数据结构、嵌入式Linux应用编程、感测技术、电路理论系列课程、计算机技术系列课程等个人爱好＊软硬件研发计算机通信文学乒乓球摄影实践经验及个人经历＊ 2006.6.29-7.8 利用C语言编写员工管理系统，其基本业务活动包括：员工信息入库，修改、查询、插入、删除员工信息等＊ 2006.7.10-7.20 单片机课程设计期间完成秒表的设计，即初始化定时器为99：99，利用单片机定时器0开始定时，定时到0s时发送信号使蜂鸣器响铃，并可实现暂停、继续和复位功能＊ 2007.7.2- 7.8 在洛阳巨龙牡丹通信设备有限公司实习，做有液晶显示屏电话机一部，同时参观了旗下通信公司，并学习了模拟电话的设计电路，懂得了其基本原理＊ 2007.7.4- 7.18 在校完成DSP课程设计，实现FIR数字滤波，即从DSP发送25个高低电平，经主AC01 D/A 转换成模拟方波，然后再传给从AC01进行A/D转换，生成数据信号，经DSP数字滤波，最后生成正弦波＊ 2008.8.1-8.15 在浙江华丰电动工具有限公司实习，学习电脑软硬件维护。

Based on an analysis of the timer structure on the C54x, a new design scheme of an adiabatic timer is presented using the theory of three essential circuit elements for adiabatic circuits and the characteristics of the clocked transmission gate adiabatic logic circuit and its adiabatic flipflop.

为了设计低功耗定时器，首先利用钟控传输门绝热逻辑电路设计绝热触发器，然后在分析C54X的定时器结构基础上，利用绝热电路三要素理论，结合钟控传输门绝热逻辑电路及其绝热触发器的特性，提出绝热定时器的设计新方案。

与定时器相关的网络解释 [注：此内容来源于网络，仅供参考]

astable timer：无稳态定时器

无压释放器 no-voltage release | 无稳态定时器 astable timer | 无稳态电路 astable circuit

clockwork timer：时钟结构定时器

clockwork 发条装置,发条机构 | clockwork timer 时钟结构定时器 | clonograph 阵挛描记器

countdown timer：倒数计时器 又称定时器或计时器,用于倒数计时或定时发生事件

Cinematic 电影 设定游戏中即时演算的过场动画 | Countdown Timer 倒数计时器 又称定时器或计时器,用于倒数计时或定时发生事件 | Destructible Doodad 可破坏的 设定可破坏物体的状态

digital clock：数字定时器

digital biometric ruler 数字物生统计尺 | digital clock 数字定时器 | digital comparator 数字比较器

split second timer：双秒针记时器,精密定时器,精密秒表

split-second spindle 双秒针轴 | split-second timer 双秒针记时器,精密定时器,精密秒表 | split-second watch 双秒针停表

timer：定时器

ACE学习之定时器(Timer) 定时器(Timer) 在事件超时的时候适当的调用事件处理器的handle_timeout()方法.为调度这样的定时器,反应器拥有一个schedule_timer()的方法.该方法接受事件处理器,以及以ACE_Time_Value对象形式出现的延迟对味参数.此外,

interval timer：间隔定时器

即允许在将来的某个时刻,函数在给定的时间间隔用完时被调用. 超时(time-out)表示与定时器相关的时间linux考虑两种定时器: 动态定时器(dynamic timer)和间隔定时器(interval timer). 第一中由内核使用,另一种计数器可以由用户进程创建.

TMR：(定时器 )

作为系统构成所需的片上外围模块,该LSI备有直接存储器存取控制器(DMAC)和数据传送控制器(DTC)总线主控器、ROM和RAM存储器、16位定时器脉冲单元(TPU)、可编程脉冲发生器(PPG)、8位定时器(TMR)、看门狗定时器(WDT)、串行通信接口(S

timer,watchdog：监视定时器

timer, sequence 顺序定时器 | timer, watchdog 监视定时器 | timer,internal 内部定时器

TOF：(断电延时定时器)

12.断电延时定时器(TOF)在输入端(IN)______时开始定时,定时器当前值达到设定值时停止计时,定时器状态位______. 17.加计数器(CTU)的复位输入电路接通时,加计数器被复位,复位后其常开触点闭合,常闭触点断开.